

I don’t really see how what you detailed in your summary connects to your thesis. How are things like more registers and less cycles for branches related to using RISC over CISC? It reads more like the microarchitecture of the MIPS is better rather than the approach of the ISA.
OK, but not everyone produces technical debt at the same rate and not everyone takes responsibility for what they produce, so the point is still relevant.